NASA 4 Level Logic Test Chip.

This project required a custom 4 level logic library to be design and integrated into a test chip and sent to MOSIS within 40 days.

The test design comprise several 8 bit 4 level logic ALUs, plus an equivalent function implemented in binary standard cell logic for comparison.

 
Four level ALU